

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

Example 0

A	ro = [IO ++ MO]
B	ro = [IO ++ MO]
C	ro = [IO ++ MO]
D	ro = [IO ++ MO]
E	ro = [IO ++ MO]
F	ro = [IO ++ MO]
G	ro = [IO ++ MO]

FIG. 6




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 7D




FIG. 7E




FIG. 7F

INSTR G		IO		SPEC RF	
Stage	In Spec Reg	ADDR Reg			
Spec 0	1	0x0	0	G	230
Spec 1	1	0x5	1	—	
Spec 2	1	0x4	2	C	
Spec 3	1	0x3	3	D	
Commit	1	0x2	4	E	
			5	F	

FIG. 7G

Example 1

A ro = [P0 ++]
B r1 = [P1 ++]
C r2 = [P1 ++]
D r3 = [P1 ++]
E r4 = [P1 ++]
F r5 = [P1 ++]
G r6 = [P1 ++]

FIG. 8




FIG. 9A




FIG. 9B






FIG. 9C








FIG. 9F